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Abstract| An ideal \software radio" is a system that per-
forms analog-to-digital conversion directly after the antenna
and then does all signal processing required in the dig-
ital domain on a platform that supports reconguration.
\Software-dened radio" (SDR) is the term used for a more
realistic approach in which part of the processing is still
done in the analog domain.
The use of mobile telephony has shown a spectacular
growth in the last 10 years. A side eect of this rapid growth
is an excess of mobile system standards. Therefore, the
SDR concept is emerging as a potential pragmatic solution.
It aims to build flexible radio systems, which are multiple-
service, multi-standard, multi-band, re-congurable and re-
programmable, by software.
First, this paper presents a global overview of SDR. Fur-
thermore, it explains the implementation of an SDR trans-
mitter and receiver that have been simplied for the pur-
pose of illustration. The source code has been written in C
and is running on a DSP evaluation module of Texas Instru-
ments. The algorithms are based on a modied version of
the China Wireless Telecommunication Standard (CWTS).
The correctness of the implemented system has been veried
and measurements of the bit error rate versus the bit-energy-
to-noise-energy ratio are reported.
I. Introduction
Since the early 1980’s the use of cellular mobile systems
have grown enormously. Nowadays, mobile communication
has become a major worldwide business. A side eect of
this rapid growth is an excess of analog and digital mobile
system standards such as TACS, GSM, DCS-1800, IS-95
CDMA, etc. In fact, every major country has its own stan-
dard(s). Eorts to dene a unique worldwide standard
result often in a new, extra standard. The excess of stan-
dards is not only bad for manufacturers but also for con-
sumers. Manufacturers have to develop a new telephone
for each standard. This results in extra development costs
and small divided markets. It is also bad for consumers
because they cannot use their mobile telephones abroad.
A unique common worldwide standard has benets, but
the industrial competition between Asians, Europeans and
Americans makes it very dicult. It is for this reason that
the software-radio concept is emerging as a potential prag-
matic solution: a software implementation of the user ter-
minal able to dynamically adapt to the radio environment
in which the terminal is located [1]. Aside of the stan-
dardization issues, one should also view the software radio
concept as a means to make users, service providers, and
manufacturers more independent of standards. The bene-
ts of this approach are that air interfaces may, in principle,
especially be tailored to the specic needs of a particular
service for a particular user in a given environment at a
given time. For a manufacturer, a single design is sucient
for the whole world and consumers can use their telephones
in every country.
Given the analog nature of the air interface, a software
radio will always have an analog frontend. In an ideal
software radio, the analog-to-digital and digital-to-analog
(A/D/A) converters should be positioned directly behind
the antenna. Such an implementation is infeasible due to
the power that such device would consume and other phys-
ical limitations [2, 3]. It is therefore a challenge to design a
system that preserves most properties of the ideal software
radio while being realizable with current-day technology.
Such a system is called a software-dened radio (SDR).
The rst serious attempts to build an SDR were made in
the context of military applications (see e.g. [4]). In the
last few years, a strong interest in the civil application of
SDR has grown. This becomes clear from the long list of
commercial companies that have joined eorts to cooper-
ate on the standardization of such systems in the non-prot
organization SDR Forum [5]. In addition, several consortia
are actively involved in research in the eld. An example
is the SORT project nanced by the European Union Ad-
vanced Communications Technology and Services (ACTS)
programme [6].
An SDR will have one or more of the following properties
[7]:
 a flexible transceiver architecture that can be con-
trolled and programmed by software;
 radio functions that are mainly computed by digital
signal processing;
 reprogrammability (the possibility to download new
software) through the air interface;
 support of multiple modes and standards.
The reprogrammability can be used for:
 the frequency band and the channel bandwidth;
 the modulation and coding scheme;
 the radio resource and mobility management proto-
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cols;
 user applications.
A flexible transceiver architecture also opens the possibil-
ity for more sophisticated signal processing than in rigid
hardware-based solutions. The transmitter can character-
ize the transmission channels and adapt its power, mod-
ulation scheme, etc. to the circumstances. The receiver
can also apply a whole range of techniques (detect energy
distribution in the channel and adjacent channels, null in-
terference, deal with multi-path, correct errors) to receive
the signal with the lowest possible bit error rate (BER) [1].
In order to achieve the required flexibility, the architec-
ture should consist of reprogrammable and recongurable
components. As far as reprogrammable components are
concerned, one can observe that the performance of digi-
tal signal processors (DSPs) has increased signicantly in
recent years [8]. Tasks that required multiple DSPs func-
tioning in parallel a few years ago can nowadays easily be
handled by a single DSP.
Recongurability is provided by eld-programmable gate
arrays (FPGAs). Technological developments also have
boosted the performance provided by these devices which
makes their use in SDR attractive [9, 10]. They consume
less power than DSPs, they have the advantage that vari-
able word lengths can be used throughout an algorithm,
etc. Dynamically recongurable FPGAs exist that allow
the device to be recongured on-the-fly: while part of the
device is busy doing some signal processing, another part
can receive a new functionality targeted to a next task.
While it sounds positive that FPGAs \put the silicon back
under the control of the DSP system architect" [10], design
tools that are much more powerful than currently available,
are necessary to take advantage of the many degrees of free-
dom. Yet another disadvantage of FPGAs is that they con-
sume far more power than equivalent ASICs. ASICs that
have some degree of recongurability are therefore certainly
an option in SDR.
A recent of review of the challenges involved in building
an SDR was given by Mitola [11]. The most important
issues are:
 Dening a suitable layered architecture. At the low-
est level, one nds the hardware platform consisting of
DSPs, FPGAs and ASICs. The next layer implements
radio primitives such as voice and data channels, con-
trol threads, etc. Higher levels provide the selection of
the radio standard to be used and user services.
 Making portable unit. Low power consumption is the
key issue here. Power savings are possible from design
considerations at the circuit level up to the software
level [12]. In portable terminals, important savings
can be achieved by dynamic power management [13],
i.e. by making use of dierent degrees of sleep modes.
Receiver complexity is typically four or more times
the transmitter complexity. Thus, the receiver archi-
tecture has a rst order impact on handset cost.
This paper reports on the DSP implementation of radio
functions in order to gain some experience on SDR com-
plexity. The China Wireless Telecommunication Standard
(CWTS) was chosen for this purpose because its speci-
cation is freely available on the Internet [14]. In the rest
of this paper, rst the standard will be shortly introduced
and the parts that were chosen for a DSP implementation
will be presented. Next, some attention to the implemen-
tation itself will be given and experimental results will be
presented.
II. The China Wireless Telecommunication
Standard
A wireless telecommunication standard is very complex;
apart from the physical layer, there are many other as-
pects, such as the billing system, service channels, etc.
This section only describes the physical layer of the com-
munication between base station and user terminal of the
CWTS standard. The physical layer consists of the follow-
ing parts: multiple access, frame structure, modulation,
and lter characteristics.
The CWTS standard uses a combination of code-division
multiple access (CDMA) and time-division multiple access
(TDMA). The used CDMA component is direct-sequence
code division multiple access (DS-CDMA). In DS-CDMA
systems [15], the spreading code is a sequence of bits
(known as chips). First an XOR operation is carried out
between the message and the spreading code. This XOR
operation is also known as chipping. So a ’0’ is represented
by a chip sequence and a ’1’ is represented by the inverse
of this chip sequence. Instead of transmitting the message
bits the accompanying chip sequences are transmitted.
The chip rate of the DS-CDMA technique in CWTS is
equal to 1.28 Mchips/s which results in a bandwidth of ap-
proximately 1.6 MHz. Furthermore, the system uses a 200-
kHz carrier raster. So, eight channels utilize the same 200-
kHz band. Apart from DS-CDMA, CWTS uses a TDMA
component, namely TDD (time-division duplex). This al-
lows to use the same radio frequency for both the forward
and the reverse link transmissions by reserving separate
time intervals for both links.
The CWTS standard uses a four-layer structure. The
rst level consists of superframes, which contain 72 radio
frames of 10 ms. Radio frames are divided into two 5-ms
subframes. In each subframe, there are 7 main time slots
and 3 special time slots. The complete physical channel
signal format is presented in Figure 1. The 7 main time
slots can be used for down-link communication (DL#n) or
up-link communication (UL#m). Between the down-link
and up-link communication there are 3 special time slots.
The rst one is the down-link pilot symbol (DwPTS) that
is used for down-link synchronization. The next time slot
is a guard period (GP) used to separate down and up-link
communication. The last special time slot is up-link pilot
symbol (UpPTS) which is used for up-link synchronization.
The CWTS standard uses the quadrature phase-shift key-
ing (QPSK) modulation technique for transmission. QPSK
uses two channels for transmission, an in-phase (I) and
quadrature phase (Q) channel. The I channel is multi-
plied with a cosine and the Q channel with a sine. Because
a sine is orthogonal to a cosine, both carriers can use the
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Radio Frame (10ms)
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Super-frame (720ms)
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Fig. 1. The physical channel structure in CWTS.
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Fig. 2. The CWTS receiver lter characteristics.
same frequency. Data is sent by changing the phase of the
carriers, A binary ’1’ leads to a phase shift of 180 degrees,
whereas a binary ’0’ leads to no phase shift. The mod-
ulated signal is the multiplication of the carriers with the
data signals. To reduce inter-symbol interference, the out-
put of the QPSK modulation is led through a root-raised-
cosine lter with a roll-o factor  of 0.22.
The input signal at the receiver can have a large input
range. The minimal (reference) sensitivity is -135 dB when
the data rate is 12.2 kbps. An input signal at the refer-
ence sensitivity level should not have a BER larger than
0.001. The maximal input level on the other hand cannot
be described by an absolute value. It depends on the BER
which should not be larger than 0.001. The lter character-
istics of the receiver cannot be obtained directly from the
CWTS standard. However, the standard presents several
denitions and requirements from which the lter charac-
teristics can be estimated. The estimations lead to a lter
with a pass band of 0.64 MHz, a transition band of 0.16
Mhz and a minimal stop band attenuation of 56 dB [16].
The lter characteristics are illustrated in Figure 2.
III. DSP Implementation
Two EVM320F549 DSP-evaluation modules from Spec-
trum Digital were chosen as the recongurable platform on
Data symbols
128 chips
Data symbols
128 chips
GP
32 chips
sync-word
32 chips
not used
32 chips
GP
16 cp
GP
16 cp
384 chips
Fig. 3. The frame structure used for the prototype implementation.
which radio functions of the CWTS standard were going
to be prototyped. One was meant for the receiver and the
other for the transmitter. The main components of the
evaluation module are the TMS320LC549 DSP, and the
TLC320AD55 A/D/A chip, both from Texas Instruments
(TI), as well as external memory for the DSP. Detailed
technical specications of the module can be obtained from
[17]. The software for the DSPs was developed in the
TI Code Composer environment [18]. For this project,
at some occasions, functions from the TI TMS320C54x
DSPLIB were used. It is an optimized DSP function library
for TMS320C54x processors. It contains more than 50
assembly-optimized general-purpose signal-processing rou-
tines that can be called from C. DSPLIB is freely available
[18].
The TMS320LC549 is a xed-point DSP based on a Har-
vard architecture: instruction and data memories can be
addressed simultaneously. A highly parallel data path con-
taining a multiplier, an adder, an ALU and a barrel shifter,
also contributes to the high performance of the DSP (100
MIPS) [18].
The TLC320AD55 is a high-resolution low-speed A/D/A
converter. The maximum attainable sample frequency is
64 kHz (for more details, consult [18]). The software ra-
dio cannot utilize this maximum sample frequency because
of the time requirements of the interrupt routine for the
A/D converter of the software radio receiver. The receiver
must detect a frame burst, which is carried out during this
interrupt. If the interrupt routine is not ready when the
next sample arrives, data is lost. Therefore the sample
frequency is limited to 16 kHz.
Another limitation of the evaluation modules is the size
of the data memory (64 kb). This size is too small for a
direct implementation of the CWTS standard. Therefore
a derived frame structure has been used, as shown in Fig-
ure 3. This frame structure contains only one sync word
and one time slot. The sync word is chosen arbitrarily and
is not based on the gold-code set dened by the CWTS
standard.
The implemented transmitter has the structure shown in
Figure 4. The initialization routine takes care of set-
ting up the DSP and the A/D/A chips and their mutual
communication that is based on interrupts. This is the only
routine that was written in assembler rather than C. The
build frame routine builds a frame according to the struc-
ture of Figure 3. The routines QPSK modulation, CDMA and
root-raised-cosine filter perform exactly what their
names indicate. The routine interpolation is necessary
because the carrier frequency has a much higher sample
rate than the symbol rate of the frame. Therefore, the I and
Q channel are interpolated with a factor 16 in this block
to match with the sample rate of the carrier frequency.
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Initialization
Build frame
QPSK modulation
Root-raised-cosine filter
CDMA
Interpolation
Translation channel
Send frame
Fig. 4. Block diagram of the implemented transmitter.
The routine translation channel transforms the QPSK
signal to a channel of the system band. So the signal is
transformed to a higher frequency. The interpolated part
of the I channel is multiplied with a cosine and the Q chan-
nel with a sine. First the I channel is multiplied with values
from a cosine table and the result is stored in an output
table. Then, the Q channel is interpolated and multiplied
with values from a sine table. The result is added to the
output table and transmitted to the A/D/A chip by the
routine send frame.
The receiver block diagram shown in Figure 5 contains
many routines that are the inverse of the transmitter and
some other routines as well. The routine detect frame
inspects the average signal level and uses this value to es-
tablish whether noise or a frame is being received. Then, an
entire frame is stored by store frame and a zero crossing
is computed by detect phase. The phase is used in the
routine translate channel that multiplies the signal with
a cosine and sine to recover the I channel and Q channel
respectively.
The routine decimation uses multiple stages. A multi-
stage lter requires less computational power than a one-
stage lter [19]. The receiver uses special lters in the rst
stages of the decimation (ltering) process. These special
lters are cascaded integrated comb (CIC) lters. More in-
formation about CIC lters can be found in [20, 21]. CIC
lters can only be used in the rst steps of the decimation
process because the frequency response is bad. An example
is shown in Figure 6. CIC lters require only additions and
subtractions as opposed to common FIR lters that require
multiplications as well. This often leads to cheaper realiza-
tions. An example of a CIC lter is shown in Figure 7.
Initialization
Detect frame
Store frame
Detect phase
Translation channel
Decimation
CDMA
Search sync word
Root-raised-cosine filter
Demodulation
Decode frame
Calculate BER
Fig. 5. The block diagram of the implemented receiver.
gain
f/2fs
Fig. 6. The frequency response of a CIC lter.
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Fig. 7. The structure of a CIC lter.
The receiver routines that follow, search sync word,
root-raised-cosine filter, CDMA and demodulation
are quite straightforward and result in the routine decode
frame delivering the data bits that were received. The
quality of the transmission process is evaluated by the rou-
tine calculate BER. A more detailed account of the im-
plementation of the transmitter and receiver routines can
be found in [16].
IV. Experimental Results
The SDR functions as described in the previous section
have been implemented. The implementation was veried
to function correctly both by a direct interfacing of the
transmitter and receiver as well as by using an air inter-
face. For the former, the analog outputs of the evalua-
tion boards were connected by a cable. For the latter, a
433 MHz FM transmitter-receiver combination from Ra-
diometrix [22] was used.
The DSP evaluation module is capable of transmitting
0.73 frames per second. If the serial-port receive interrupt
is disabled, such that no transmission takes place, the DSP
is capable of calculating 1.33 frames per second. Given the
fact that the DSP can process 100 million instruction cy-
cles per second, about 75 million instructions are needed to
compute one frame. The gures for the receiver are 0.33 re-
spectively 1.27 frames per second leading to the conclusion
that about 80 million instructions are necessary to decode
one frame.
The BER of the SDR implementation has been measured
with dierent levels of noise. There are dierent ways to in-
troduce noise in the system. In this experiment, noise was
added in the transmitter by software. Only noise is added
to the data part of the frame. In this way the frame detec-
tion is unaected by noise and only bit errors are counted
which are caused by noise and not by wrong frame synchro-
nization. Furthermore, the transmitter and receiver were
interconnected directly by a cable. In this way, all noise
other than the software-generated noise is eliminated.
According to theory, the BER is a function of the bit
energy Eb and noise energy N0. It is given by [23]:
BER = Q
 r
2
Eb
N0
!
where:
Q(z) =
1p
2
Z 1
z
e−
2
2 d
The theoretical curve following from these formulae and
the results of the measurements performed are displayed
Fig. 8. Theoretical and measured behavior of the BER.
in the logarithmic plot of Figure 8. Along the horizontal
axis, EbN0 is expressed in dB. To show the tendency of the
measured results, a best-t curve of the form y = aebx is
also included on the plot.
The theoretical and measured BER curves are dierent.
They have almost the same shape, but the measured BER
curve is much lower. The theoretical formula assumes a
QPSK signal surrounded by white noise. The measured
BER curve, on the other hand, has not been measured with
white noise, because the noise has been generated by soft-
ware. If noise is generated by software, only noise is added
in the frequency band from zero to half the sample rate
while white noise has equal energy in all frequencies. Fur-
thermore, the sample rate of the software-radio is relatively
low making that the generated noise cannot be considered
as an approximation of white noise. In addition, the re-
ceiver uses low-pass lters to extract the QPSK signal and
only noise in the pass band remains: the low-pass lters
have eliminated other noise.
Other methods for generating noise are dicult to im-
plement. For example a noise generator which adds noise
at the analog output of the software-radio transmitter also
aects the synchronization word and thus the synchroniza-
tion. Because synchronization errors do not count for the
BER, the BER would become dicult to measure.
V. Conclusions
This paper has reported on important issues for the de-
sign of SDR and the exploration of this concept by imple-
menting characteristic transmitter and receiver functions
of the CWTS standard. The prototype operates at a speed
that is about 5000 times slower than required by the stan-
dard. The functions were implemented on evaluation mod-
ules that are meant for audio applications rather than SDR.
It is postulated that the entire physical-layer CWTS func-
tionality can be implemented on a recongurable platform
with a few DSPs, provided that:
 newer generation DSPs are used;
 a platform tailored for SDR is developed;
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 the platform has FPGAs for the implementation of the
most critical functions;
 the platform has sucient memory;
 more eort is spent in optimizing the generated DSP
code (neglected in current implementation).
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